## S. KAREN KHATAMIFARD

Contact Information	EEB 307 3740 McClintock Ave, Los Angeles, CA 90089 Homepage: http://karen.ece.umn.edu/		
Research Interests	<b>Application-domain specialized architectures</b> , such as binary networks in <i>deep learning</i> and accelerated read aligners in <i>computational biology</i> . Impact of process technology on computing, resilient system design, <b>computer architecture</b> .		
EDUCATION	University of Minnesota Twin Cities, USA		
	<b>Ph.D. Candidate</b> in Electrical Engineering (Computer Architecture)since 2013		
	• Advisor: Prof. Ulya R. Karpuzcu		
	Sharif University of Technology (SUT), Iran		
	<b>B.S.</b> in Electrical and Computer Engineering (Digital Systems) 2008-2013		
	<ul><li>Thesis: Speech Recognition By Fuzzy Computing</li><li>Advisor: Prof. Bagheri Shouraki</li></ul>		
	Young Scholar Club (YSC), Iran		
	A Three-Month Course on Informatics Olympiad (For top 40 students in Iran) 2007		
	Coursework: Graph Theory, Algorithms, Programming		
Honors and Awards	<ul> <li>ACM Turing Celebration Travel Scholarship, 2017</li> <li>Departmental Fellowship, University of Minnesota, 2013</li> <li>National Elite Foundation Fellowship for Undergraduates, 2008-2012</li> </ul>		
	• <b>Ranked 103</b> <sup><i>rd</i></sup> out of 350000 undergraduate applicants in the National Universities Entrance Exam for B.Sc. degree, 2008		
	Bronze Medalist of 10th National Olympiad in Informatics, 2007		
Publications	<ul> <li>BLICATIONS [1] S. Karen Khatamifard, Longfei Wang, Weize Yu, Selcuk Kose, and Ulya R. Karpuzcu. Thermo Gater: Thermally-Aware Distributed On-Chip Voltage Regulation. Accepted for presentation in The 44th International Symposium on Computer Architecture (ISCA), June 2017.</li> <li>[2] Filipe Betzel, S. Karen Khatamifard, Harini Suresh, David J. Lilja, John Sartori, , and Ulya Karpuzcu. Approximate Communication: Approximation Techniques for Communication Reduction in Parallel Systems. ACM Computing Surveys, April 2018.</li> </ul>		
	[3] S. Karen Khatamifard, M. Hassan Najafi, Ali Ghoreishi, Ulya R. Karpuzcu, and David J. Lilja. On Memory System Design for Stochastic Computing. <i>IEEE Computer Architecture Letters (CAL)</i> , February 2018.		
	[4] <b>S. Karen Khatamifard</b> , Zamshed Chowdhury, Nakul Pande, Meisam Raziviyayn, Chris Kim, and Ulya R. Karpuzcu. A non-volatile near-memory read mapping accelerator. <i>arXiv preprint arXiv:1709.02381</i> , 2017.		
	[5] L. Wang, S. K. Khatamifard, O. A. Uzun, U. R. Karpuzcu, and S. Kose. Efficiency, Stability, and Reliability Implications of Unbalanced Current Sharing among Distributed On-Chip Voltage Regulators. <i>IEEE Transactions on Very Large Scale Integration Systems TVLSI</i> , November 2017.		
	[6] <b>S. Karen Khatamifard</b> , Ismail Akturk, and Ulya R. Karpuzcu. On Approximate Lock Elision. <i>ACM Transactions on Multi-Scale Computing Systems (TMSCS)</i> , November 2017.		
	[7] S. Karen Khatamifard, Meisam Raziviyayn, and Ulya R. Karpuzcu. BioArch: a reconfigurable hardware accelerator designed for bioinformatics workloads. <i>Accepted for presentation in the Genome Informatics Meeting 2017, Cold Spring Harbor Laboratory (CSHL)</i> , November 2017.		

- [8] Z. Chowdhury, J. D. Harms, S. K. Khatamifard, M. Zabihi, Y. Lv, A. P. Lyle, and J. P. Wang S. S. Sapatnekar, U. R. Karpuzcu. Efficient In-Memory Processing Using Spintronics. IEEE *Computer Architecture Letters (CAL)*, September 2017.
- [9] S. Karen Khatamifard, Meisam Raziviyayn, and Ulya R. Karpuzcu. Binary Neural Networks for Hashing De novo Transcriptome Sequences. Accepted for poster presentation in The Southern California Machine Learning Symposium (SoCal ML), September 2017.
- [10] S. Karen Khatamifard, Nam Sung Kim, and Ulya R. Karpuzcu. VARIUS-TC: A Modular Architecture-Level Model of Parametric Variation for Thin-Channel Switches. accepted for presentation in The 34th IEEE International Conference on Computer Design (ICCD), October 2016.
- [11] Ismail Akturk, S. Karen Khatamifard, and Ulya R. Karpuzcu. On Quantification of Accuracy Loss in Approximate Computing. accepted for presentation in 12th Annual Workshop on Duplicating, Deconstructing and Debunking colocated with ISCA, July 2015.

## CONFERENCE PRESENTATIONS

- BioArch: A Reconfigurable Hardware Accelerator Designed for Bioinformatics Workloads, Genome Informatics Meeting 2017, Cold Spring Harbor Laboratory (CSHL), Cold Spring Harbor, NY. November 2017
- ThermoGater: Thermally-Aware Distributed On-Chip Voltage Regulation, 44th International Symposium on Computer Architecture (ISCA), Toronto, Canada. June 2017
- A Modular Architectural Model of Parametric Variability for Emerging Switches, 34th IEEE International Conference on Computer Design (ICCD), Phoenix, AZ. October 2016
- On Quantification of Accuracy Loss in Approximate Computing, Workshop on Duplicating, Deconstructing and Debunking (WDDD, Co-located with ISCA), Portland, OR. June 2015

Research Experience	<b>An Accelerator for Bioinformatics Workloads Using Binarized Deep Neural Networks</b> (since Spring 2017): A reconfigurable accelerator, including a novel <i>Binary Deep Neural Network kernel</i> to capture similarity between DNA sequences. [9, 7]		
	<b>A Non-volatile Near-Memory Sequence Mapping Accelerator</b> (since Fall 2016): A high-throughput accelerator for read mapping, based on a novel mechanism to capture similarity in <i>CAM arrays</i> . [4]		
	<b>Mitigating Thermal Implications of On-Chip Regulators</b> (Spring 2016 - Summer 2017): Demonstrating thermal implications of on-chip regulators under technology scaling. Introduced run-time practical polices to prevent thermal and voltage emergencies. [1, 5]		
	<b>Improving Energy Efficiency by Approximate Data Communication Reduction</b> (since Spring 2014): Exploring the energy efficiency benefits of eliminating synchronization in many-core systems, while keeping the accuracy loss at an acceptable level. [6, 2, 11]		
	<b>Reliability Implications of Emerging Technologies</b> (Fall 2013 - Summer 2016): Exploring micro-architectural implications of emerging technologies such as FinFETs. Developed <i>VARIUS-TC</i> tool for modeling the impact of parametric variation at architecture level. [10]		
	<b>Rethinking Stochastic Computing Systems</b> (Fall 2016 - Summer 2017): Introduced integration of analog memory with conventional stochastic systems to reduce the energy wasted in conversion units. [3]		
TEACHING	Teaching & Laboratory Assistant, EE, SUT		
EXPERIENCE	Computer Architecture	2011-2012	
	<ul><li>Digital Design</li><li>Principles of Electronics</li></ul>	2010-2011 2010	
Serivce	• Reviewer of ICCD'17, TVLSI'17, IISWC'17, and ISCAS'17		
	<ul> <li>Head of the First Sharif Open Robotic Competitions, Tehran, Iran</li> <li>Executive head of the First Conference on Smart Grids, Tehran, Iran</li> </ul>	October 2012 September 2010	
COMPUTER	Programming Languages: C/C++, Python, Assembly		
Skills	<ul> <li><i>Miscellaneous:</i> Tensorflow, Matlab, R, Hspice, Cadence, LLVM, CUDA, OpenMP</li> <li><i>Microarchitectural Simulators/Tools:</i> SniperSim &amp; ESESC, McPAT, Hotspot, Voltpot, VARIUS</li> <li><i>HDL:</i> Verilog</li> </ul>		

• HDL: Vernog