

# S. KAREN KHATAMIFARD

---

CONTACT INFORMATION	EEB 307 3740 McClintock Ave, Los Angeles, CA 90089	Cell: (651) 410-9605 E-mail: <a href="mailto:khatami@umn.edu">khatami@umn.edu</a> Homepage: <a href="http://karen.ece.umn.edu/">http://karen.ece.umn.edu/</a>
RESEARCH INTERESTS	<b>Application-domain specialized architectures</b> , such as binary networks in <i>deep learning</i> and accelerated read aligners in <i>computational biology</i> . Impact of process technology on computing, resilient system design, <b>computer architecture</b> .	
EDUCATION	<b>University of Minnesota Twin Cities, USA</b> <b>Ph.D. Candidate</b> in Electrical Engineering (Computer Architecture) since 2013 <ul style="list-style-type: none"><li>• Advisor: Prof. Ulya R. Karpuzcu</li></ul> <b>Sharif University of Technology (SUT), Iran</b> <b>B.S.</b> in Electrical and Computer Engineering (Digital Systems) 2008-2013 <ul style="list-style-type: none"><li>• Thesis: Speech Recognition By Fuzzy Computing</li><li>• Advisor: Prof. Bagheri Shouraki</li></ul> <b>Young Scholar Club (YSC), Iran</b> A Three-Month Course on Informatics Olympiad (For top 40 students in Iran) 2007 <ul style="list-style-type: none"><li>• <i>Coursework</i>: Graph Theory, Algorithms, Programming</li></ul>	
HONORS AND AWARDS	<ul style="list-style-type: none"><li>• ACM Turing Celebration <b>Travel Scholarship</b>, 2017</li><li>• <b>Departmental Fellowship</b>, University of Minnesota, 2013</li><li>• <b>National Elite Foundation Fellowship</b> for Undergraduates, 2008-2012</li><li>• <b>Ranked 103<sup>rd</sup></b> out of 350000 undergraduate applicants in the National Universities Entrance Exam for B.Sc. degree, 2008</li><li>• <b>Bronze Medalist</b> of 10th National Olympiad in Informatics, 2007</li></ul>	
PUBLICATIONS	<ol style="list-style-type: none"><li>[1] <b>S. Karen Khatamifard</b>, Longfei Wang, Weize Yu, Selcuk Kose, and Ulya R. Karpuzcu. ThermoGater: Thermally-Aware Distributed On-Chip Voltage Regulation. <i>Accepted for presentation in The 44th International Symposium on Computer Architecture (ISCA)</i>, June 2017.</li><li>[2] Filipe Betzel, <b>S. Karen Khatamifard</b>, Harini Suresh, David J. Lilja, John Sartori, , and Ulya Karpuzcu. Approximate Communication: Approximation Techniques for Communication Reduction in Parallel Systems. <i>ACM Computing Surveys</i>, April 2018.</li><li>[3] <b>S. Karen Khatamifard</b>, M. Hassan Najafi, Ali Ghoreishi, Ulya R. Karpuzcu, and David J. Lilja. On Memory System Design for Stochastic Computing. <i>IEEE Computer Architecture Letters (CAL)</i>, February 2018.</li><li>[4] <b>S. Karen Khatamifard</b>, Zamshed Chowdhury, Nakul Pande, Meisam Raziviyayn, Chris Kim, and Ulya R. Karpuzcu. A non-volatile near-memory read mapping accelerator. <i>arXiv preprint arXiv:1709.02381</i>, 2017.</li><li>[5] L. Wang, <b>S. K. Khatamifard</b>, O. A. Uzun, U. R. Karpuzcu, and S. Kose. Efficiency, Stability, and Reliability Implications of Unbalanced Current Sharing among Distributed On-Chip Voltage Regulators. <i>IEEE Transactions on Very Large Scale Integration Systems TVLSI</i>, November 2017.</li><li>[6] <b>S. Karen Khatamifard</b>, Ismail Akturk, and Ulya R. Karpuzcu. On Approximate Lock Elision. <i>ACM Transactions on Multi-Scale Computing Systems (TMSCS)</i>, November 2017.</li><li>[7] <b>S. Karen Khatamifard</b>, Meisam Raziviyayn, and Ulya R. Karpuzcu. BioArch: a reconfigurable hardware accelerator designed for bioinformatics workloads. <i>Accepted for presentation in the Genome Informatics Meeting 2017, Cold Spring Harbor Laboratory (CSHL)</i>, November 2017.</li></ol>	

- [8] Z. Chowdhury, J. D. Harms, **S. K. Khatamifard**, M. Zabihi, Y. Lv, A. P. Lyle, and J. P. Wang S. S. Sapatnekar, U. R. Karpuzcu. Efficient In-Memory Processing Using Spintronics. *IEEE Computer Architecture Letters (CAL)*, September 2017.
- [9] **S. Karen Khatamifard**, Meisam Raziviyayn, and Ulya R. Karpuzcu. Binary Neural Networks for Hashing De novo Transcriptome Sequences. *Accepted for poster presentation in The Southern California Machine Learning Symposium (SoCal ML)*, September 2017.
- [10] **S. Karen Khatamifard**, Nam Sung Kim, and Ulya R. Karpuzcu. VARIUS-TC: A Modular Architecture-Level Model of Parametric Variation for Thin-Channel Switches. *accepted for presentation in The 34th IEEE International Conference on Computer Design (ICCD)*, October 2016.
- [11] Ismail Akturk, **S. Karen Khatamifard**, and Ulya R. Karpuzcu. On Quantification of Accuracy Loss in Approximate Computing. *accepted for presentation in 12th Annual Workshop on Duplicating, Deconstructing and Debunking colocated with ISCA*, July 2015.

CONFERENCE  
PRESENTATIONS

- BioArch: A Reconfigurable Hardware Accelerator Designed for Bioinformatics Workloads, Genome Informatics Meeting 2017, Cold Spring Harbor Laboratory (CSHL), Cold Spring Harbor, NY. November 2017
- ThermoGater: Thermally-Aware Distributed On-Chip Voltage Regulation, 44th International Symposium on Computer Architecture (ISCA), Toronto, Canada. June 2017
- A Modular Architectural Model of Parametric Variability for Emerging Switches, 34th IEEE International Conference on Computer Design (ICCD), Phoenix, AZ. October 2016
- On Quantification of Accuracy Loss in Approximate Computing, Workshop on Duplicating, Deconstructing and Debunking (WDDD, Co-located with ISCA), Portland, OR. June 2015

RESEARCH  
EXPERIENCE

**An Accelerator for Bioinformatics Workloads Using Binarized Deep Neural Networks** (since Spring 2017): A reconfigurable accelerator, including a novel *Binary Deep Neural Network kernel* to capture similarity between DNA sequences. [9, 7]

**A Non-volatile Near-Memory Sequence Mapping Accelerator** (since Fall 2016): A high-throughput accelerator for read mapping, based on a novel mechanism to capture similarity in *CAM arrays*. [4]

**Mitigating Thermal Implications of On-Chip Regulators** (Spring 2016 - Summer 2017): Demonstrating thermal implications of on-chip regulators under technology scaling. Introduced run-time practical polices to prevent thermal and voltage emergencies. [1, 5]

**Improving Energy Efficiency by Approximate Data Communication Reduction** (since Spring 2014): Exploring the energy efficiency benefits of eliminating synchronization in many-core systems, while keeping the accuracy loss at an acceptable level. [6, 2, 11]

**Reliability Implications of Emerging Technologies** (Fall 2013 - Summer 2016): Exploring micro-architectural implications of emerging technologies such as FinFETs. Developed *VARIUS-TC* tool for modeling the impact of parametric variation at architecture level. [10]

**Rethinking Stochastic Computing Systems** (Fall 2016 - Summer 2017): Introduced integration of analog memory with conventional stochastic systems to reduce the energy wasted in conversion units. [3]

TEACHING  
EXPERIENCE

**Teaching & Laboratory Assistant, EE, SUT**

- Computer Architecture 2011-2012
- Digital Design 2010-2011
- Principles of Electronics 2010

SERVICE

- Reviewer of ICCD'17, TVLSI'17, IISWC'17, and ISCAS'17
- Head of the First Sharif Open Robotic Competitions, Tehran, Iran October 2012
- Executive head of the First Conference on Smart Grids, Tehran, Iran September 2010

COMPUTER  
SKILLS

- *Programming Languages*: C/C++, Python, Assembly
- *Miscellaneous*: Tensorflow, Matlab, R, Hspice, Cadence, LLVM, CUDA, OpenMP
- *Microarchitectural Simulators/Tools*: SniperSim & ESESC, McPAT, Hotspot, Voltpot, VARIUS
- *HDL*: Verilog